 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| DCORDIC CORDIC processor ver 1.16 OVERVIEW The DCORDIC uses the CORDIC algorithm to compute trigonometric, reverse trigonometric, hyperbolic and reverse hyperbolic functions. It supports sine, cosine, arcus tangent functions for hyperbolic and trigonometric systems. Logarithm, square root and exponent functions can also be computed. It supports fixed point 24-bit numbers. sin(), cos() sinh(), cosh() arctan(x) arctanh(x) ln(x), ex, x DELIVERABLES Source code: VHDL Source Code or/and VERILOG Source Code or/and Encrypted, or plain text EDIF netlist VHDL & VERILOG test bench environment Active-HDL automatic simulation macros ModelSim automatic simulation macros Tests with reference responses Technical documentation Installation notes HDL core specification Datasheet Synthesis scripts Example application Technical support IP Core implementation support 3 months maintenance Delivery the IP Core updates, minor and major versions changes Delivery the documentation updates Phone & email support OPERATING MODES Trigonometric system Hyperbolic system Rotation mode Vectoring mode APPLICATIONS DSP algorithms Digital filtering Math coprocessors KEY FEATURES 24-bit precision (IEEE-754 single precision real mantissa format) 4-ulp accuracy (34-bit internal registers) Fully configurable Performs the following functions: All trademarks mentioned in this document are trademarks of their respective owners. http://www.DigitalCoreDesign.com http://www.dcd.pl Copyright 1999-2007 DCD - Digital Core Design. All Rights Reserved. LICENSING Comprehensible and clearly defined licensing methods without royalty fees make using of IP Core easy and simply. Single Design license allows use IP Core in single FPGA bitstream and ASIC implementation. Unlimited Designs, One Year licenses allow use IP Core in unlimited number of FPGA bitstreams and ASIC implementations. In all cases number of IP Core instantiations within a design, and number of manufactured chips are unlimited. There is no time restriction except One Year license where time of use is limited to 12 months. PIN clk rst en datai[29:0] we rd cs addr[1:0] rotatemode vectormode hyprsel trigsel datao[29:0] busy TYPE Input Input Input Input Input Input Input Input Input Input Input Input Output Output DESCRIPTION Global clock Global reset Enable computing Data bus (input) Write data into register Read data from register Chip select Select register to read/write Rotate mode select Vectoring mode select Hyperbolic system select Trigonometric system select Data bus (output) Busy indicator Single Design license for VHDL, Verilog source code called HDL Source Encrypted, or plain text EDIF called Netlist BLOCK DIAGRAM ROM - stores constant coefficients used for hyperbolic and trigonometric operations. Registers - contains all data registers hold temporary operation results as well as final results. Input arguments are written to this register also. Control Unit - maintains control operation on Registers module, Shifters module and ROM unit, while busy is active. One Year license for Encrypted Netlist only Unlimited Designs license for HDL Source Netlist Upgrade from HDL Source to Netlist Single Design to Unlimited Designs SYMBOL datai(29:0) datao(29:0) rd we addr(1:0) busy datai(29:0) datao(29:0) addr(1:0) we rd busy rotatemode vectormode trigsel hyprsel clk rst en ROM Interface Registers trigsel hyprsel rotatemode vectormode Control unit Shifters en rst clk Shifters - performs shifting operations in successful iterations. Number of shifts http://www.DigitalCoreDesign.com http://www.dcd.pl PINS DESCRIPTION All trademarks mentioned in this document are trademarks of their respective owners. Copyright 1999-2007 DCD - Digital Core Design. All Rights Reserved. vary and depend on internal iteration cycle and computed functions. Interface - performs communication between internal CORDIC modules and external devices. Signalizes when output registers contain a valid result. CONTACTS For any modification or special request please contact to Digital Core Design or local distributors. Headquarters: Wroclawska 94 41-902 Bytom, POLAND nfo@dcd.pl e-mail: iinfo@dcd.pl tel. fax : +48 32 282 82 66 : +48 32 282 74 37 Distributors: http://www.dcd.pl/apartn.php Please check http://www.dcd.pl/apartn.php All trademarks mentioned in this document are trademarks of their respective owners. http://www.DigitalCoreDesign.com http://www.dcd.pl Copyright 1999-2007 DCD - Digital Core Design. All Rights Reserved. |
Price & Availability of DCORDIC
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |